Maxim-Integrated /max32657 /I3C0 /CONT_CTRL1

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CONT_CTRL1

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (NONE)REQ0TYPE 0IBIRESP 0 (RDWR_DIR)RDWR_DIR 0ADDR0TERM_RD

REQ=NONE

Description

Controller Control 1 Register.

Fields

REQ

Requests an I3C or I2C bus operation.

0 (NONE): None operation.

1 (EMIT_START): Emit a START with address and read-write bit from stopped state or in the middle of an SDR message.

2 (EMIT_STOP): Emit a STOP.

3 (IBI_ACKNACK): Manually ACK or NACK an IBI.

4 (PROCESS_DAA): Process Dynamic Address Assignment.

6 (EXIT_RST): Emit HDR Exit Pattern or Target Reset pattern.

7 (AUTO_IBI): Automatic IBI response.

TYPE

Controls type of operation for REQ field.

IBIRESP

Response to use when an IBI occurs.

RDWR_DIR

Direction of the transfer.

ADDR

Address to send with START.

TERM_RD

Termination count for read.

Links

()