Regviz

Maxim-Integrated /max32657 /SPC /MPC_INTEN

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as MPC_INTEN

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Maxim-Integrated/max32657/SPC/MPC_INTEN#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (SRAM0)SRAM0 0 (SRAM1)SRAM1 0 (SRAM2)SRAM2 0 (SRAM3)SRAM3 0 (SRAM4)SRAM4 0 (FLASH)FLASH

Description

Secure MPC Interrupt Enable Register.

Fields

SRAM0

Interrupt enable for SRAM 0 Memory Protection Controller.
SRAM1

Interrupt enable for SRAM1 Memory Protection Controllers.
SRAM2

Interrupt enable for SRAM2 Memory Protection Controllers.
SRAM3

Interrupt enable for SRAM3 Memory Protection Controllers.
SRAM4

Interrupt enable for SRAM4 Memory Protection Controllers.
FLASH

Interrupt enable for Flash Memory Protection Controllers.

Links

()

Register Reference

https://github.com/analogdevicesinc/msdk