Maxim-Integrated /max32660 /DMA /INT_FL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as INT_FL

31282724232019161512118743000000000000000000000000000000000000000000 (inactive)IPEND

IPEND=inactive

Description

DMA Interrupt Register.

Fields

IPEND

Channel Interrupt. To clear an interrupt, all active interrupt bits of the DMA_ST must be cleared. The interrupt bits are set only if their corresponding interrupt enable bits are set in DMA_CN.

0 (inactive): No interrupt is pending.

1 (pending): An interrupt is pending.

Links

()