Regviz

Maxim-Integrated /max32660 /GPIO0 /PAD_CFG1

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as PAD_CFG1

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Maxim-Integrated/max32660/GPIO0/PAD_CFG1#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (impedance)GPIO_PAD_CFG1

GPIO_PAD_CFG1=impedance

Description

GPIO Input Mode Config 1. Each bit in this register enables the weak pull-up for the associated GPIO pin in this port.

Fields

GPIO_PAD_CFG1

The two bits in GPIO_PAD_CFG1 and GPIO_PAD_CFG2 for each GPIO pin work together to determine the pad mode when the GPIO is set to input mode.

0 (impedance): High Impedance.

1 (pu): Weak pull-up mode.

2 (pd): weak pull-down mode.

Links

()

Register Reference

https://github.com/analogdevicesinc/msdk