Regviz

Maxim-Integrated /max32662 /CAN0 /INTEN

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as INTEN

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Maxim-Integrated/max32662/CAN0/INTEN#0x0

7 43 0 0 00 0 0 0 0 0 0 0 0 (DOR)DOR 0 (BERR)BERR 0 (TX)TX 0 (RX)RX 0 (ERPSV)ERPSV 0 (ERWARN)ERWARN 0 (AL)AL 0 (WU)WU

Description

Interrupt Enable Register.

Fields

DOR

Data Overrun Interrupt.
BERR

Bus Error Interrupt.
TX

Transmit Interrupt.
RX

Receive Interrupt.
ERPSV

Error Passive Interrupt.
ERWARN

Error Warning Interrupt.
AL

Arbitration Lost Interrupt.
WU

Wakeup interrupt.

Links

()

Register Reference

https://github.com/analogdevicesinc/msdk