Regviz

Maxim-Integrated /max32665 /MCR /ECCEN

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as ECCEN

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Maxim-Integrated/max32665/MCR/ECCEN#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (dis)SYSRAM0ECCEN 0 (dis)SYSRAM1ECCEN 0 (dis)SYSRAM2ECCEN 0 (dis)SYSRAM3ECCEN 0 (dis)SYSRAM4ECCEN 0 (dis)SYSRAM5ECCEN 0 (dis)IC0ECCEN 0 (dis)IC1ECCEN 0 (dis)ICXIPFECCEN 0 (dis)FL0ECCEN 0 (dis)FL1ECCEN

FL0ECCEN=dis, SYSRAM5ECCEN=dis, SYSRAM1ECCEN=dis, FL1ECCEN=dis, IC1ECCEN=dis, SYSRAM0ECCEN=dis, SYSRAM2ECCEN=dis, IC0ECCEN=dis, SYSRAM3ECCEN=dis, SYSRAM4ECCEN=dis, ICXIPFECCEN=dis

Description

ECC Enable Register

Fields

SYSRAM0ECCEN

ECC System RAM Enable.

0 (dis): disabled.

1 (en): enabled.
SYSRAM1ECCEN

ECC System RAM Enable.

0 (dis): disabled.

1 (en): enabled.
SYSRAM2ECCEN

ECC System RAM Enable.

0 (dis): disabled.

1 (en): enabled.
SYSRAM3ECCEN

ECC System RAM Enable.

0 (dis): disabled.

1 (en): enabled.
SYSRAM4ECCEN

ECC System RAM Enable.

0 (dis): disabled.

1 (en): enabled.
SYSRAM5ECCEN

ECC System RAM Enable.

0 (dis): disabled.

1 (en): enabled.
IC0ECCEN

Icache0 ECC Enable.

0 (dis): disabled.

1 (en): enabled.
IC1ECCEN

Icache1 ECC Enable.

0 (dis): disabled.

1 (en): enabled.
ICXIPFECCEN

IcacheXIP ECC Enable.

0 (dis): disabled.

1 (en): enabled.
FL0ECCEN

Flash0 ECC Enable.

0 (dis): disabled.

1 (en): enabled.
FL1ECCEN

Flash1 ECC Enable.

0 (dis): disabled.

1 (en): enabled.

Links

()

Register Reference

https://github.com/analogdevicesinc/msdk