Regviz

Maxim-Integrated /max32665 /PWRSEQ /LPVDDPD

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as LPVDDPD

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Maxim-Integrated/max32665/PWRSEQ/LPVDDPD#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (up)VREGOBPD 0 (up)VREGODPD 0 (up)VDD2PD 0 (up)VDD3PD 0 (up)VDD4PD 0 (up)VDD5PD

VDD5PD=up, VDD3PD=up, VREGOBPD=up, VDD2PD=up, VREGODPD=up, VDD4PD=up

Description

Low Power VDD Domain Power Down Control.

Fields

VREGOBPD

Power down SIMO Vreg B (VCOREB+VDDC) in backup mode.

0 (up): Enabled in backup mode.

1 (down): Disabled in backup mode.
VREGODPD

Power down SIMO Vreg D (BTLE).

0 (up): Enabled

1 (down): Disabled
VDD2PD

Power down VDD2 (CPU0+peripherals).

0 (up): Enabled

1 (down): Disabled
VDD3PD

Power down VDD3 (CPU1+audio).

0 (up): Enabled

1 (down): Disabled
VDD4PD

Power down VDD4 (SDMA+peripherals).

0 (up): Enabled

1 (down): Disabled
VDD5PD

Power down VDD5 (BTLE digital).

0 (up): Enabled

1 (down): Disabled

Links

()

Register Reference

https://github.com/analogdevicesinc/msdk