Regviz

Maxim-Integrated /max32665 /TRIMSIR /SIR13

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SIR13

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Maxim-Integrated/max32665/TRIMSIR/SIR13#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0SIMOCLKDIV

Description

System Init. Configuration Register 13.

Fields

SIMOCLKDIV

SIMO Clock Divide while in LP mode.

Links

()

Register Reference

https://github.com/analogdevicesinc/msdk