Regviz

Maxim-Integrated /max32672 /DMA /INTEN

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as INTEN

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Maxim-Integrated/max32672/DMA/INTEN#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (dis)CH0 0 (CH1)CH1 0 (CH2)CH2 0 (CH3)CH3 0 (CH4)CH4 0 (CH5)CH5 0 (CH6)CH6 0 (CH7)CH7

CH0=dis

Description

DMA Control Register.

Fields

CH0

Channel 0 Interrupt Enable.

0 (dis): Disable.

1 (en): Enable.
CH1

Channel 1 Interrupt Enable.
CH2

Channel 2 Interrupt Enable.
CH3

Channel 3 Interrupt Enable.
CH4

Channel 4 Interrupt Enable.
CH5

Channel 5 Interrupt Enable.
CH6

Channel 6 Interrupt Enable.
CH7

Channel 7 Interrupt Enable.

Links

()

Register Reference

https://github.com/analogdevicesinc/msdk