Regviz

Maxim-Integrated /max32672 /GCR /ECCIE

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as ECCIE

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Maxim-Integrated/max32672/GCR/ECCIE#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (dis)RAM0_1 0 (RAM2)RAM2 0 (RAM3)RAM3 0 (ICC0)ICC0 0 (FLASH0)FLASH0 0 (FLASH1)FLASH1

RAM0_1=dis

Description

ECC IRQ Enable Register

Fields

RAM0_1

ECC System RAM0 and RAM1 Error interrupt enable.

0 (dis): interrupt disabled.

1 (en): interrupt enabled.
RAM2

ECC System RAM2 Error interrupt enable.
RAM3

ECC System RAM3 Error interrupt enable.
ICC0

ECC Icache Error interrupt enable.
FLASH0

ECC Flash0 Error interrupt enable.
FLASH1

ECC Flash1 Error interrupt enable.

Links

()

Register Reference

https://github.com/analogdevicesinc/msdk