Maxim-Integrated /max32672 /GPIO0 /SRSEL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SRSEL

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (FAST)GPIO_SRSEL

GPIO_SRSEL=FAST

Description

GPIO Slew Rate Enable Register.

Fields

GPIO_SRSEL

Mask of all of the pins on the port.

0 (FAST): Fast Slew Rate selected.

1 (SLOW): Slow Slew Rate selected.

Links

()