Regviz

Maxim-Integrated /max32672 /PWRSEQ /LPPWKEN

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as LPPWKEN

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Maxim-Integrated/max32672/PWRSEQ/LPPWKEN#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (LPTMR0)LPTMR0 0 (LPTMR1)LPTMR1 0 (LPUART0)LPUART0 0 (AINCOMP0)AINCOMP0 0 (AINCOMP1)AINCOMP1

Description

Low Power Peripheral Wakeup Enable Register.

Fields

LPTMR0

TIMER4 Wakeup Enable. This bit allows wakeup from the TIMER4.
LPTMR1

TIMER5 Wakeup Enable. This bit allows wakeup from the TIMER5.
LPUART0

LPUART Wakeup Enable. This bit allows wakeup from the LPUART.
AINCOMP0

AINCOMP0 Wakeup Enable. This bit allows wakeup from the AINCOMP0.
AINCOMP1

AINCOMP1 Wakeup Enable. This bit allows wakeup from the AINCOMP1.

Links

()

Register Reference

https://github.com/analogdevicesinc/msdk