Regviz

Maxim-Integrated /max32675 /GCR /PCLKDIV

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as PCLKDIV

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Maxim-Integrated/max32670/GCR/PCLKDIV#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (div4)AON_CLKDIV 0DIV_CLK_OUT_CTRL 0 (DIV_CLK_OUT_EN)DIV_CLK_OUT_EN

AON_CLKDIV=div4

Description

Peripheral Clock Divider.

Fields

AON_CLKDIV

Always-ON (AON) domain Clock Divider. These bits define the AON domain clock divider

0 (div4): undefined

1 (div8): undefined

2 (div16): undefined

3 (div32): undefined
DIV_CLK_OUT_CTRL

DIV_CLK_OUT Control
DIV_CLK_OUT_EN

DIV_CLK_OUT Enable

Links

()

Register Reference

https://github.com/analogdevicesinc/msdk