Regviz

Maxim-Integrated /max78002 /CSI2 /CFG_CLK_LANE_EN

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CFG_CLK_LANE_EN

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Maxim-Integrated/max78002/CSI2/CFG_CLK_LANE_EN#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (EN)EN

Description

CFG_CLK_LANE_EN.

Fields

EN

Enable lane clock setting for controller.

Links

()

Register Reference

https://github.com/analogdevicesinc/msdk