Regviz

Maxim-Integrated /max78002 /CSI2 /CFG_DISABLE_PAYLOAD_0

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CFG_DISABLE_PAYLOAD_0

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Maxim-Integrated/max78002/CSI2/CFG_DISABLE_PAYLOAD_0#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (NULL)NULL 0 (BLANK)BLANK 0 (EMBEDDED)EMBEDDED 0 (YUV420_8BIT)YUV420_8BIT 0 (YUV420_10BIT)YUV420_10BIT 0 (YUV420_8BIT_LEG)YUV420_8BIT_LEG 0 (YUV420_8BIT_CSP)YUV420_8BIT_CSP 0 (YUV420_10BIT_CSP)YUV420_10BIT_CSP 0 (YUV422_8BIT)YUV422_8BIT 0 (YUV422_10BIT)YUV422_10BIT 0 (RGB444)RGB444 0 (RGB555)RGB555 0 (RGB565)RGB565 0 (RGB666)RGB666 0 (RGB888)RGB888 0 (RAW6)RAW6 0 (RAW7)RAW7 0 (RAW8)RAW8 0 (RAW10)RAW10 0 (RAW12)RAW12 0 (RAW14)RAW14 0 (RAW16)RAW16 0 (RAW20)RAW20

Description

CFG_DISABLE_PAYLOAD_0.

Fields

NULL

NULL.
BLANK

BLANK.
EMBEDDED

EMBEDDED.
YUV420_8BIT

YUV420_8BIT.
YUV420_10BIT

YUV420_10BIT.
YUV420_8BIT_LEG

YUV420_8BIT_LEG.
YUV420_8BIT_CSP

YUV420_8BIT_CSP.
YUV420_10BIT_CSP

YUV420_10BIT_CSP.
YUV422_8BIT

YUV422_8BIT.
YUV422_10BIT

YUV422_10BIT.
RGB444

RGB444.
RGB555

RGB555.
RGB565

RGB565.
RGB666

RGB666.
RGB888

RGB888.
RAW6

RAW6.
RAW7

RAW7.
RAW8

RAW8.
RAW10

RAW10.
RAW12

RAW12.
RAW14

RAW14.
RAW16

RAW16.
RAW20

RAW20.

Links

()

Register Reference

https://github.com/analogdevicesinc/msdk