Regviz

Maxim-Integrated /max78002 /CSI2 /RG_CDRX_BISTHS_PLL_PRE_DIV2

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as RG_CDRX_BISTHS_PLL_PRE_DIV2

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Maxim-Integrated/max78002/CSI2/RG_CDRX_BISTHS_PLL_PRE_DIV2#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (CSI)RXMODE

RXMODE=CSI

Description

RG_CDRX_BISTHS_PLL_PRE_DIV2.

Fields

RXMODE

RXMODE.

0 (CSI): CSI RX Mode.

1 (DSI): DSI RX Mode.

Links

()

Register Reference

https://github.com/analogdevicesinc/msdk