Regviz

Maxim-Integrated /max78002 /CSI2 /VFIFO_CFG0

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as VFIFO_CFG0

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Maxim-Integrated/max78002/CSI2/VFIFO_CFG0#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0VC0 (NO_DMA)DMAMODE 0 (AHBWAIT)AHBWAIT 0 (FIFORM)FIFORM 0 (ERRDE)ERRDE 0 (FBWM)FBWM

DMAMODE=NO_DMA

Description

Video FIFO Configuration Register 0.

Fields

VC

CSI Virtual Channel.
DMAMODE

DMA Mode, the condition to trigger DMA request…

0 (NO_DMA): No DMA.

1 (DMA_REQ): Immediately send DMA request.

2 (FIFO_THD): Wait for FIFO above threshold.

3 (FIFO_FULL): Wait for FIFO is full.
AHBWAIT

AHB Wait Enable.
FIFORM

FIFO Read Mode.
ERRDE

Error Detection Enable.
FBWM

Full Band Width mode.

Links

()

Register Reference

https://github.com/analogdevicesinc/msdk