Regviz

Nuvoton /M05x_registers /INT /MCU_IRQ

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as MCU_IRQ

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Nuvoton/M05x_registers/INT/MCU_IRQ#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0MCU_IRQ

Description

MCU IRQ Number identify register

Fields

MCU_IRQ

MCU IRQ Source Register The MCU_IRQ collect all the interrupts from the peripherals and generate the synchronous interrupt to MCU Cortex-M0. There are two modes to generate interrupt to MCU Cortex-M0, the normal mode and test mode. The MCU_IRQ collects all interrupts from each peripheral and synchronizes them then interrupts the Cortex-M0. When the MCU_IRQ[n] is “0”: Set MCU_IRQ[n] “1” will generate an interrupt to Cortex_M0 NVIC[n]. When the MCU_IRQ[n] is “1”(mean an interrupt is assert) set 1 the MCU_bit[n] will clear the interrupt Set MCU_IRQ[n] “0”: no any effect

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data