Nuvoton /M05x_registers /PWMA /CCR0

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CCR0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (INV0)INV0 0 (CRL_IE0)CRL_IE0 0 (CFL_IE0)CFL_IE0 0 (CAPCH0EN)CAPCH0EN 0 (CAPIF0)CAPIF0 0 (CRLRI0)CRLRI0 0 (CFLRI0)CFLRI0 0 (INV1)INV1 0 (CRL_IE1)CRL_IE1 0 (CFL_IE1)CFL_IE1 0 (CAPCH1EN)CAPCH1EN 0 (CAPIF1)CAPIF1 0 (CRLRI1)CRLRI1 0 (CFLRI1)CFLRI1

Description

Capture Control Register

Fields

INV0

PWM Group Channel 0 Inverter ON/OFF

1 = Inverter ON. Reverse the input signal from GPIO before fed to Capture timer 0 = Inverter OFF

CRL_IE0

PWM Group Channel 0 Rising Latch Interrupt Enable ON/OFF 1 = Enable rising latch interrupt 0 = Disable rising latch interrupt When Enable, if Capture detects PWM group channel 0 has rising transition, Capture issues an Interrupt.

CFL_IE0

PWM Group Channel 0 Falling Latch Interrupt Enable ON/OFF 1 = Enable falling latch interrupt 0 = Disable falling latch interrupt When Enable, if Capture detects PWM group channel 0 has falling transition, Capture issues an Interrupt.

CAPCH0EN

Capture Channel 0 transition Enable/Disable 1 = Enable capture function on PWM group channel 0. 0 = Disable capture function on PWM group channel 0 When Enable, Capture latched the PWM-counter value and saved to CRLR (Rising latch) and CFLR (Falling latch). When Disable, Capture does not update CRLR and CFLR, and disable PWM group channel 0 Interrupt.

CAPIF0

Capture0 Interrupt Indication Flag

If PWM group channel 0 rising latch interrupt is enabled (CRL_IE0=1), a rising transition occurs at PWM group channel 0 will result in CAPIF0 to high; Similarly, a falling transition will cause CAPIF0 to be set high if PWM group channel 0 falling latch interrupt is enabled (CFL_IE0=1). This flag is clear by software with a write 1 to itself.

CRLRI0

CRLR0 Latched Indicator Bit

When PWM group input channel 0 has a rising transition, CRLR0 was latched with the value of PWM down-counter and this bit is set by hardware.

Clear this bit by writing a one to it.

CFLRI0

CFLR0 Latched Indicator Bit

When PWM group input channel 0 has a falling transition, CFLR0 was latched with the value of PWM down-counter and this bit is set by hardware.

Clear this bit by writing a one to it.

INV1

PWM Group Channel 1 Inverter ON/OFF

1 = Inverter ON. Reverse the input signal from GPIO before fed to Capture timer 0 = Inverter OFF

CRL_IE1

PWM Group Channel 1 Rising Latch Interrupt Enable ON/OFF 1 = Enable rising latch interrupt 0 = Disable rising latch interrupt When Enable, if Capture detects PWM group channel 1 has rising transition, Capture issues an Interrupt.

CFL_IE1

PWM Group Channel 1 Falling Latch Interrupt Enable ON/OFF 1 = Enable falling latch interrupt 0 = Disable falling latch interrupt When Enable, if Capture detects PWM group channel 1 has falling transition, Capture issues an Interrupt.

CAPCH1EN

Capture Channel 1 transition Enable/Disable 1 = Enable capture function on PWM group channel 1. 0 = Disable capture function on PWM group channel 1 When Enable, Capture latched the PWM-counter value and saved to CRLR (Rising latch) and CFLR (Falling latch). When Disable, Capture does not update CRLR and CFLR, and disable PWM group channel 1 Interrupt.

CAPIF1

Capture1 Interrupt Indication Flag

If PWM group channel 1 rising latch interrupt is enabled (CRL_IE1=1), a rising transition occurs at PWM group channel 1 will result in CAPIF1 to high; Similarly, a falling transition will cause CAPIF1 to be set high if PWM group channel 1 falling latch interrupt is enabled (CFL_IE1=1). This flag is clear by software with a write 1 to itself.

CRLRI1

CRLR1 Latched Indicator Bit

When PWM group input channel 1 has a rising transition, CRLR1 was latched with the value of PWM down-counter and this bit is set by hardware.

Clear this bit by writing a one to it.

CFLRI1

CFLR1 Latched Indicator Bit

When PWM group input channel 1 has a falling transition, CFLR1 was latched with the value of PWM down-counter and this bit is set by hardware.

Clear this bit by writing a one to it.

Links

()