Nuvoton /M05x_registers /PWMA /CCR2

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CCR2

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (INV2)INV2 0 (CRL_IE2)CRL_IE2 0 (CFL_IE2)CFL_IE2 0 (CAPCH2EN)CAPCH2EN 0 (CAPIF2)CAPIF2 0 (CRLRI2)CRLRI2 0 (CFLRI2)CFLRI2 0 (INV3)INV3 0 (CRL_IE3)CRL_IE3 0 (CFL_IE3)CFL_IE3 0 (CAPCH3EN)CAPCH3EN 0 (CAPIF3)CAPIF3 0 (CRLRI3)CRLRI3 0 (CFLRI3)CFLRI3

Description

Capture Control Register

Fields

INV2

PWM Group Channel 2 Inverter ON/OFF

1 = Inverter ON. Reverse the input signal from GPIO before fed to Capture timer 0 = Inverter OFF

CRL_IE2

PWM Group Channel 2 Rising Latch Interrupt Enable ON/OFF 1 = Enable rising latch interrupt 0 = Disable rising latch interrupt When Enable, if Capture detects PWM group channel 2 has rising transition, Capture issues an Interrupt.

CFL_IE2

PWM Group Channel 2 Falling Latch Interrupt Enable ON/OFF 1 = Enable falling latch interrupt 0 = Disable falling latch interrupt When Enable, if Capture detects PWM group channel 2 has falling transition, Capture issues an Interrupt.

CAPCH2EN

Capture Channel 2 transition Enable/Disable 1 = Enable capture function on PWM group channel 2. 0 = Disable capture function on PWM group channel 2 When Enable, Capture latched the PWM-counter value and saved to CRLR (Rising latch) and CFLR (Falling latch). When Disable, Capture does not update CRLR and CFLR, and disable PWM group channel 2 Interrupt.

CAPIF2

Capture2 Interrupt Indication Flag

If PWM group channel 2 rising latch interrupt is enabled (CRL_IE2=1), a rising transition occurs at PWM group channel 2 will result in CAPIF2 to high; Similarly, a falling transition will cause CAPIF2 to be set high if PWM group channel 2 falling latch interrupt is enabled (CFL_IE2=1). This flag is clear by software with a write 1 to itself.

CRLRI2

CRLR2 Latched Indicator Bit

When PWM group input channel 2 has a rising transition, CRLR2 was latched with the value of PWM down-counter and this bit is set by hardware.

Clear this bit by writing a one to it.

CFLRI2

CFLR2 Latched Indicator Bit

When PWM group input channel 2 has a falling transition, CFLR2 was latched with the value of PWM down-counter and this bit is set by hardware.

Clear this bit by writing a one to it.

INV3

PWM Group Channel 3 Inverter ON/OFF

1 = Inverter ON. Reverse the input signal from GPIO before fed to Capture timer 0 = Inverter OFF

CRL_IE3

PWM Group Channel 3 Rising Latch Interrupt Enable ON/OFF 1 = Enable rising latch interrupt 0 = Disable rising latch interrupt When Enable, if Capture detects PWM group channel 3 has rising transition, Capture issues an Interrupt.

CFL_IE3

PWM Group Channel 3 Falling Latch Interrupt Enable ON/OFF 1 = Enable falling latch interrupt 0 = Disable falling latch interrupt When Enable, if Capture detects PWM group channel 3 has falling transition, Capture issues an Interrupt.

CAPCH3EN

Capture Channel 3 transition Enable/Disable 1 = Enable capture function on PWM group channel 3. 0 = Disable capture function on PWM group channel 3 When Enable, Capture latched the PWM-counter value and saved to CRLR (Rising latch) and CFLR (Falling latch). When Disable, Capture does not update CRLR and CFLR, and disable PWM group channel 3 Interrupt.

CAPIF3

Capture3 Interrupt Indication Flag

If PWM group channel 3 rising latch interrupt is enabled (CRL_IE3=1), a rising transition occurs at PWM group channel 3 will result in CAPIF3 to high; Similarly, a falling transition will cause CAPIF3 to be set high if PWM group channel 3 falling latch interrupt is enabled (CFL_IE3=1). This flag is clear by software with a write 1 to itself.

CRLRI3

CRLR3 Latched Indicator Bit

When PWM group input channel 3 has a rising transition, CRLR3 was latched with the value of PWM down-counter and this bit is set by hardware.

Clear this bit by writing a one to it.

CFLRI3

CFLR3 Latched Indicator Bit

When PWM group input channel 3 has a falling transition, CFLR3 was latched with the value of PWM down-counter and this bit is set by hardware.

Clear this bit by writing a one to it.

Links

()