Regviz

Nuvoton /M05x_registers /SPI0 /SPI_RX0

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SPI_RX0

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Nuvoton/M05x_registers/SPI0/SPI_RX0#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0RX

Description

Data Receive Register 0

Fields

RX

Data Receive Register The Data Receive Registers hold the value of received data of the last executed transfer. The number of valid bits depend on the transmit bit length field in the SPI_CNTRL register. For example, if TX_BIT_LEN is set to 0x08 and TX_NUM is set to 0x0, bit RX0[7:0] holds the received data. NOTE: The Data Receive Registers are read only registers.

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data