Regviz

Nuvoton /NUC1xx_registers /CLK /FRQDIV

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as FRQDIV

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Nuvoton/NUC1xx_registers/CLK/FRQDIV#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0FSEL0 (DIVIDER_EN)DIVIDER_EN

Description

Frequency Divider Control Register

Fields

FSEL

Divider Output Frequency Selection Bits The formula of output frequency is Fout = Fin/(2^(N+1)), Fin is the input clock frequency. Fout is the frequency of divider output clock. N is the 4-bit value of FSEL[3:0].
DIVIDER_EN

Frequency Divider Enable Bit 0 = Disable Frequency Divider 1 = Enable Frequency Divider

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data