Regviz

Nuvoton /NUC1xx_registers /FMC /FATCON

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as FATCON

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Nuvoton/NUC1xx_registers/FMC/FATCON#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (FPSEN)FPSEN 0FATS

Description

Flash Access Time Control Register

Fields

FPSEN

Flash Power Save Enable If CPU clock is slower than 24 MHz, then s/w can enable flash power saving function. 1 = Enable flash power saving 0 = Disable flash power saving
FATS

Flash Access Time Window Select These bits are used to decide flash sense amplifier active duration.

FATS Access Time window (ns) 000 40 001 50 010 60 011 70 100 80 101 90 110 100 111 reserved

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data