Regviz

Nuvoton /NUC1xx_registers /USB /USB_ATTR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as USB_ATTR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Nuvoton/NUC1xx_registers/USB/USB_ATTR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (USBRST)USBRST 0 (SUSPEND)SUSPEND 0 (RESUME)RESUME 0 (TIMEOUT)TIMEOUT 0 (PHY_EN)PHY_EN 0 (RWAKEUP)RWAKEUP 0 (USB_EN)USB_EN 0 (DPPU_EN)DPPU_EN 0 (PWRDN)PWRDN 0 (BYTEM)BYTEM

Description

Bus state & attribution

Fields

USBRST

1: Bus reset when SE0(single-ended 0) more than 2.5uS. 0: Bus no reset.
SUSPEND

1: Bus idle more than 3mS, either cable is plugged off or host is sleeping. 0: Bus no suspend.
RESUME

1: Resume from suspension 0: No bus resume.
TIMEOUT

1: No response more than 18 bits time 0: No time out.
PHY_EN

1: Enable PHY transceiver function. 0: Disable PHY transceiver function.
RWAKEUP

1: Force USB bus to K state, used for remote wake-up. 0: Release the USB bus from K state.
USB_EN

1: Enable USB controller. 0: Disable USB controller.
DPPU_EN

Pull-up resistor on USB_DP enable bit 1: Enable 0: Disable
PWRDN

1: Turn-on related circuit of PHY transceiver 0: power-down related circuit of PHY transceiver
BYTEM

1: Byte Mode. The size of the transfer from CPU to USB SRAM can be Byte only. 0: Word Mode. The size of the transfer from CPU to USB SRAM can be Word. only

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data