Cut and paste this URL to share the unmodified register and value:
https://regviz.com/r/STMicroelectronics/STM32F100xx/CEC/CFGR#0x0
configuration register
Peripheral enable
Interrupt enable
Bit timing error mode
Bit period error mode
https://github.com/cmsis-svd/cmsis-svd-data