STMicroelectronics /STM32F107xx /ETHERNET_DMA /DMASR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as DMASR

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (TS)TS 0 (TPSS)TPSS 0 (TBUS)TBUS 0 (TJTS)TJTS 0 (ROS)ROS 0 (TUS)TUS 0 (RS)RS 0 (RBUS)RBUS 0 (RPSS)RPSS 0 (PWTS)PWTS 0 (ETS)ETS 0 (FBES)FBES 0 (ERS)ERS 0 (AIS)AIS 0 (NIS)NIS 0RPS0TPS0EBS0 (MMCS)MMCS 0 (PMTS)PMTS 0 (TSTS)TSTS

Description

Ethernet DMA status register

Fields

TS

Transmit status

TPSS

Transmit process stopped status

TBUS

Transmit buffer unavailable status

TJTS

Transmit jabber timeout status

ROS

Receive overflow status

TUS

Transmit underflow status

RS

Receive status

RBUS

Receive buffer unavailable status

RPSS

Receive process stopped status

PWTS

Receive watchdog timeout status

ETS

Early transmit status

FBES

Fatal bus error status

ERS

Early receive status

AIS

Abnormal interrupt summary

NIS

Normal interrupt summary

RPS

Receive process state

TPS

Transmit process state

EBS

Error bits status

MMCS

MMC status

PMTS

PMT status

TSTS

Time stamp trigger status

Links

()