Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text
Description
PLLI2S configuration register
Fields
PLLI2SM | Division factor for the main PLL (PLL)
and audio PLL (PLLI2S) input clock
|
PLLI2SN | PLLI2S multiplication factor for
VCO
|
PLLI2SSRC | PLLI2S entry clock source
|
PLLI2SQ | PLLI2S division factor for USB OTG
FS/SDIO/RNG clock
|
PLLI2SR | PLLI2S division factor for I2S
clocks
|
Links
(
)