Regviz

STMicroelectronics /STM32F7x3 /AES /CR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/STMicroelectronics/STM32F7x3/AES/CR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (EN)EN 0DATATYPE 0MODE 0CHMOD10 0 (CCFC)CCFC 0 (ERRC)ERRC 0 (CCFIE)CCFIE 0 (ERRIE)ERRIE 0 (DMAINEN)DMAINEN 0 (DMAOUTEN)DMAOUTEN 0GCMPH 0 (CHMOD2)CHMOD2 0 (KEYSIZE)KEYSIZE

Description

control register

Fields

EN

AES enable
DATATYPE

Data type selection (for data in and data out to/from the cryptographic block)
MODE

AES operating mode
CHMOD10

AES chaining mode Bit1 Bit0
CCFC

Computation Complete Flag Clear
ERRC

Error clear
CCFIE

CCF flag interrupt enable
ERRIE

Error interrupt enable
DMAINEN

Enable DMA management of data input phase
DMAOUTEN

Enable DMA management of data output phase
GCMPH

Used only for GCM, CCM and GMAC algorithms and has no effect when other algorithms are selected
CHMOD2

AES chaining mode Bit2
KEYSIZE

Key size selection

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data