Regviz

STMicroelectronics /STM32F7x3 /USBPHYC /PLL1

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as PLL1

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/STMicroelectronics/STM32F7x3/USBPHYC/PLL1#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (PLL1EN)PLL1EN 0PLL1SEL

Description

USBPHYC PLL1 control register

Fields

PLL1EN

Enable the PLL1 inside PHY
PLL1SEL

: Controls the PHY PLL1 input clock frequency selection

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data