Regviz

STMicroelectronics /STM32F7x8 /Flash /OPTCR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as OPTCR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/STMicroelectronics/STM32F7x8/Flash/OPTCR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (OPTLOCK)OPTLOCK 0 (OPTSTRT)OPTSTRT 0BOR_LEV 0 (WWDG_SW)WWDG_SW 0 (IWDG_SW)IWDG_SW 0 (nRST_STOP)nRST_STOP 0 (nRST_STDBY)nRST_STDBY 0RDP0nWRP0 (nDBOOT)nDBOOT 0 (nDBANK)nDBANK 0 (IWDG_STDBY)IWDG_STDBY 0 (IWDG_STOP)IWDG_STOP

Description

Flash option control register

Fields

OPTLOCK

Option lock
OPTSTRT

Option start
BOR_LEV

BOR reset Level
WWDG_SW

User option bytes
IWDG_SW

User option bytes
nRST_STOP

User option bytes
nRST_STDBY

User option bytes
RDP

Read protect
nWRP

Not write protect
nDBOOT

Dual Boot mode (valid only when nDBANK=0)
nDBANK

Not dual bank mode
IWDG_STDBY

Independent watchdog counter freeze in standby mode
IWDG_STOP

Independent watchdog counter freeze in Stop mode

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data