Regviz

STMicroelectronics /STM32F7x8 /SAI1 /ASR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as ASR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/STMicroelectronics/STM32F7x8/SAI1/ASR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (OVRUDR)OVRUDR 0 (MUTEDET)MUTEDET 0 (WCKCFG)WCKCFG 0 (FREQ)FREQ 0 (CNRDY)CNRDY 0 (AFSDET)AFSDET 0 (LFSDET)LFSDET 0FLVL

Description

AStatus register

Fields

OVRUDR

Overrun / underrun
MUTEDET

Mute detection
WCKCFG

Wrong clock configuration flag. This bit is read only.
FREQ

FIFO request
CNRDY

Codec not ready
AFSDET

Anticipated frame synchronization detection
LFSDET

Late frame synchronization detection
FLVL

FIFO level threshold

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data