Regviz

STMicroelectronics /STM32G050 /WWDG /WWDG_CR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as WWDG_CR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/STMicroelectronics/STM32G050/WWDG/WWDG_CR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0T0 (B_0x0)WDGA

WDGA=B_0x0

Description

Control register

Fields

T

7-bit counter (MSB to LSB) These bits contain the value of the watchdog counter, decremented every (4096 x 2WDGTB[1:0]) PCLK cycles. A reset is produced when it is decremented from 0x40 to 0x3F (T6 becomes cleared).
WDGA

Activation bit This bit is set by software and only cleared by hardware after a reset. When WDGA = 1, the watchdog can generate a reset.

0 (B_0x0): Watchdog disabled

1 (B_0x1): Watchdog enabled

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data