Regviz

STMicroelectronics /STM32G07x /ADC /CFGR2

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CFGR2

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/STMicroelectronics/STM32G07x/ADC/CFGR2#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (OVSE)OVSE 0OVSR0OVSS0 (TOVS)TOVS 0 (LFTRIG)LFTRIG 0CKMODE

Description

ADC configuration register 2

Fields

OVSE

ADC oversampler enable on scope ADC group regular
OVSR

ADC oversampling ratio
OVSS

ADC oversampling shift
TOVS

ADC oversampling discontinuous mode (triggered mode) for ADC group regular
LFTRIG

Low frequency trigger mode enable
CKMODE

ADC clock mode

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data