STMicroelectronics /STM32G07x /RCC /APBSMENR2

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as APBSMENR2

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (SYSCFGSMEN)SYSCFGSMEN 0 (TIM1SMEN)TIM1SMEN 0 (SPI1SMEN)SPI1SMEN 0 (USART1SMEN)USART1SMEN 0 (TIM14SMEN)TIM14SMEN 0 (TIM15SMEN)TIM15SMEN 0 (TIM16SMEN)TIM16SMEN 0 (TIM17SMEN)TIM17SMEN 0 (ADCSMEN)ADCSMEN

Description

APB peripheral clock enable in Sleep mode register 2

Fields

SYSCFGSMEN

SYSCFG, COMP and VREFBUF clock enable during Sleep mode

TIM1SMEN

TIM1 timer clock enable during Sleep mode

SPI1SMEN

SPI1 clock enable during Sleep mode

USART1SMEN

USART1 clock enable during Sleep mode

TIM14SMEN

TIM14 timer clock enable during Sleep mode

TIM15SMEN

TIM15 timer clock enable during Sleep mode

TIM16SMEN

TIM16 timer clock enable during Sleep mode

TIM17SMEN

TIM16 timer clock enable during Sleep mode

ADCSMEN

ADC clock enable during Sleep mode

Links

()