Regviz

STMicroelectronics /STM32G0B1 /FDCAN1 /FDCAN_TXBAR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as FDCAN_TXBAR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/STMicroelectronics/STM32G0B1/FDCAN1/FDCAN_TXBAR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (B_0x0)AR

AR=B_0x0

Description

FDCAN Tx buffer add request register

Fields

AR

Add request Each Tx buffer has its own add request bit. Writing a 1 sets the corresponding add request bit; writing a 0 has no impact. This enables the Host to set transmission requests for multiple Tx buffers with one write to TXBAR. When no Tx scan is running, the bits are reset immediately, else the bits remain set until the Tx scan process has completed.

0 (B_0x0): No transmission request added

1 (B_0x1): Transmission requested added.

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data