Cut and paste this URL to share the unmodified register and value:
https://regviz.com/r/STMicroelectronics/STM32H750x/DFSDM/CH3DLYR#0x0
channel y delay register
PLSSKP
https://github.com/cmsis-svd/cmsis-svd-data