Regviz

STMicroelectronics /STM32L0x2 /DBGMCU /APB1_FZ

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as APB1_FZ

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/STMicroelectronics/STM32L0x2/DBGMCU/APB1_FZ#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (DBG_TIMER2_STOP)DBG_TIMER2_STOP 0 (DBG_TIMER6_STOP)DBG_TIMER6_STOP 0 (DBG_RTC_STOP)DBG_RTC_STOP 0 (DBG_WWDG_STOP)DBG_WWDG_STOP 0 (DBG_IWDG_STOP)DBG_IWDG_STOP 0 (DBG_I2C1_STOP)DBG_I2C1_STOP 0 (DBG_I2C2_STOP)DBG_I2C2_STOP 0 (DBG_LPTIMER_STOP)DBG_LPTIMER_STOP

Description

APB Low Freeze Register

Fields

DBG_TIMER2_STOP

Debug Timer 2 stopped when Core is halted
DBG_TIMER6_STOP

Debug Timer 6 stopped when Core is halted
DBG_RTC_STOP

Debug RTC stopped when Core is halted
DBG_WWDG_STOP

Debug Window Wachdog stopped when Core is halted
DBG_IWDG_STOP

Debug Independent Wachdog stopped when Core is halted
DBG_I2C1_STOP

I2C1 SMBUS timeout mode stopped when core is halted
DBG_I2C2_STOP

I2C2 SMBUS timeout mode stopped when core is halted
DBG_LPTIMER_STOP

LPTIM1 counter stopped when core is halted

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data