Regviz

STMicroelectronics /STM32L100 /RCC /AHBENR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as AHBENR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/STMicroelectronics/STM32L100/RCC/AHBENR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (GPIOPAEN)GPIOPAEN 0 (GPIOPBEN)GPIOPBEN 0 (GPIOPCEN)GPIOPCEN 0 (GPIOPDEN)GPIOPDEN 0 (CRCEN)CRCEN 0 (FLITFEN)FLITFEN 0 (DMAEN)DMAEN

Description

AHB peripheral clock enable register

Fields

GPIOPAEN

IO port A clock enable
GPIOPBEN

IO port B clock enable
GPIOPCEN

IO port C clock enable
GPIOPDEN

IO port D clock enable
CRCEN

CRC clock enable
FLITFEN

FLITF clock enable
DMAEN

DMA1 clock enable

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data