Regviz

STMicroelectronics /STM32L4x3 /RCC /APB1SMENR1

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as APB1SMENR1

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/STMicroelectronics/STM32L4x3/RCC/APB1SMENR1#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (TIM2SMEN)TIM2SMEN 0 (TIM6SMEN)TIM6SMEN 0 (TIM7SMEN)TIM7SMEN 0 (LCDSMEN)LCDSMEN 0 (RTCAPBSMEN)RTCAPBSMEN 0 (WWDGSMEN)WWDGSMEN 0 (SPI2SMEN)SPI2SMEN 0 (SP3SMEN)SP3SMEN 0 (USART2SMEN)USART2SMEN 0 (USART3SMEN)USART3SMEN 0 (I2C1SMEN)I2C1SMEN 0 (I2C2SMEN)I2C2SMEN 0 (I2C3SMEN)I2C3SMEN 0 (CAN1SMEN)CAN1SMEN 0 (USBFSSMEN)USBFSSMEN 0 (PWRSMEN)PWRSMEN 0 (DAC1SMEN)DAC1SMEN 0 (OPAMPSMEN)OPAMPSMEN 0 (LPTIM1SMEN)LPTIM1SMEN

Description

APB1SMENR1

Fields

TIM2SMEN

TIM2 timer clocks enable during Sleep and Stop modes
TIM6SMEN

TIM6 timer clocks enable during Sleep and Stop modes
TIM7SMEN

TIM7 timer clocks enable during Sleep and Stop modes
LCDSMEN

LCD clocks enable during Sleep and Stop modes
RTCAPBSMEN

RTC APB clock enable during Sleep and Stop modes
WWDGSMEN

Window watchdog clocks enable during Sleep and Stop modes
SPI2SMEN

SPI2 clocks enable during Sleep and Stop modes
SP3SMEN

SPI3 clocks enable during Sleep and Stop modes
USART2SMEN

USART2 clocks enable during Sleep and Stop modes
USART3SMEN

USART3 clocks enable during Sleep and Stop modes
I2C1SMEN

I2C1 clocks enable during Sleep and Stop modes
I2C2SMEN

I2C2 clocks enable during Sleep and Stop modes
I2C3SMEN

I2C3 clocks enable during Sleep and Stop modes
CAN1SMEN

CAN1 clocks enable during Sleep and Stop modes
USBFSSMEN

USB FS clock enable during Sleep and Stop modes
PWRSMEN

Power interface clocks enable during Sleep and Stop modes
DAC1SMEN

DAC1 interface clocks enable during Sleep and Stop modes
OPAMPSMEN

OPAMP interface clocks enable during Sleep and Stop modes
LPTIM1SMEN

Low power timer 1 clocks enable during Sleep and Stop modes

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data