Regviz

STMicroelectronics /STM32L562 /ADC_Common /CSR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CSR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/STMicroelectronics/STM32L562/ADC_Common/CSR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (ADDRDY_MST)ADDRDY_MST 0 (EOSMP_MST)EOSMP_MST 0 (EOC_MST)EOC_MST 0 (EOS_MST)EOS_MST 0 (OVR_MST)OVR_MST 0 (JEOC_MST)JEOC_MST 0 (JEOS_MST)JEOS_MST 0 (AWD1_MST)AWD1_MST 0 (AWD2_MST)AWD2_MST 0 (AWD3_MST)AWD3_MST 0 (JQOVF_MST)JQOVF_MST 0 (ADRDY_SLV)ADRDY_SLV 0 (EOSMP_SLV)EOSMP_SLV 0 (EOC_SLV)EOC_SLV 0 (EOS_SLV)EOS_SLV 0 (OVR_SLV)OVR_SLV 0 (JEOC_SLV)JEOC_SLV 0 (JEOS_SLV)JEOS_SLV 0 (AWD1_SLV)AWD1_SLV 0 (AWD2_SLV)AWD2_SLV 0 (AWD3_SLV)AWD3_SLV 0 (JQOVF_SLV)JQOVF_SLV

Description

ADC Common status register

Fields

ADDRDY_MST

ADDRDY_MST
EOSMP_MST

EOSMP_MST
EOC_MST

EOC_MST
EOS_MST

EOS_MST
OVR_MST

OVR_MST
JEOC_MST

JEOC_MST
JEOS_MST

JEOS_MST
AWD1_MST

AWD1_MST
AWD2_MST

AWD2_MST
AWD3_MST

AWD3_MST
JQOVF_MST

JQOVF_MST
ADRDY_SLV

ADRDY_SLV
EOSMP_SLV

EOSMP_SLV
EOC_SLV

EOC_SLV
EOS_SLV

EOS_SLV
OVR_SLV

OVR_SLV
JEOC_SLV

JEOC_SLV
JEOS_SLV

JEOS_SLV
AWD1_SLV

AWD1_SLV
AWD2_SLV

AWD2_SLV
AWD3_SLV

AWD3_SLV
JQOVF_SLV

JQOVF_SLV

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data