Regviz

STMicroelectronics /STM32L562 /DAC /DAC_DHR8RD

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as DAC_DHR8RD

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/STMicroelectronics/STM32G070/DAC/DAC_DHR8RD#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0DACC1DHR0DACC2DHR

Description

DUAL DAC 8-bit right aligned data holding register

Fields

DACC1DHR

DAC channel1 8-bit right-aligned data These bits are written by software which specifies 8-bit data for DAC channel1.
DACC2DHR

DAC channel2 8-bit right-aligned data These bits are written by software which specifies 8-bit data for DAC channel2.

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data