Regviz

STMicroelectronics /STM32U031 /RCC /RCC_APBSMENR2

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as RCC_APBSMENR2

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/STMicroelectronics/STM32U031/RCC/RCC_APBSMENR2#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (B_0x0)SYSCFGSMEN 0 (B_0x0)TIM1SMEN 0 (B_0x0)SPI1SMEN 0 (B_0x0)USART1SMEN 0 (B_0x0)TIM15SMEN 0 (B_0x0)TIM16SMEN 0 (B_0x0)ADCSMEN

SYSCFGSMEN=B_0x0, ADCSMEN=B_0x0, TIM16SMEN=B_0x0, USART1SMEN=B_0x0, TIM15SMEN=B_0x0, SPI1SMEN=B_0x0, TIM1SMEN=B_0x0

Description

APB peripheral clock enable in Sleep/Stop mode register 2

Fields

SYSCFGSMEN

SYSCFG, COMP and VREFBUF clock enable during Sleep and Stop modes Set and cleared by software.

0 (B_0x0): Disable

1 (B_0x1): Enable
TIM1SMEN

TIM1 timer clock enable during Sleep mode Set and cleared by software.

0 (B_0x0): Disable

1 (B_0x1): Enable
SPI1SMEN

SPI1 clock enable during Sleep mode Set and cleared by software.

0 (B_0x0): Disable

1 (B_0x1): Enable
USART1SMEN

USART1 clock enable during Sleep and Stop modes Set and cleared by software.

0 (B_0x0): Disable

1 (B_0x1): Enable
TIM15SMEN

TIM15 timer clock enable during Sleep mode Set and cleared by software.

0 (B_0x0): Disable

1 (B_0x1): Enable
TIM16SMEN

TIM16 timer clock enable during Sleep mode Set and cleared by software.

0 (B_0x0): Disable

1 (B_0x1): Enable
ADCSMEN

ADC clock enable during Sleep mode Set and cleared by software.

0 (B_0x0): Disable

1 (B_0x1): Enable

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data