DBL=B_0x0, DBA=B_0x0
TIM15 DMA control register
DBA | DMA base address 0 (B_0x0): TIMx_CR1, 1 (B_0x1): TIMx_CR2, 2 (B_0x2): TIMx_SMCR, |
DBL | DMA burst length 0 (B_0x0): 1 transfer, 1 (B_0x1): 2 transfers, 2 (B_0x2): 3 transfers, 17 (B_0x11): 18 transfers. |