Regviz

STMicroelectronics /STM32U599 /DSI /DSI_VHSACR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as DSI_VHSACR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/STMicroelectronics/STM32U599/DSI/DSI_VHSACR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0HSA

Description

DSI Host video HSA configuration register

Fields

HSA

Horizontal synchronism active duration This fields configures the horizontal synchronism active period in lane byte clock cycles.

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data