STMicroelectronics /STM32U599 /DSI /DSI_VSCR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as DSI_VSCR

31282724232019161512118743000000000000000000000000000000000000000000 (B_0x0)EN0 (B_0x0)UR

EN=B_0x0, UR=B_0x0

Description

DSI Host video shadow control register

Fields

EN

Enable When set to 1, DSI Host LTDC interface receives the active configuration from the auxiliary registers. When this bit is set along with the UR bit, the auxiliary registers are automatically updated.

0 (B_0x0): Register update is disabled.

1 (B_0x1): Register update is enabled.

UR

Update register When set to 1, the LTDC registers are copied to the auxiliary registers. After copying, this bit is auto cleared.

0 (B_0x0): No update requested

1 (B_0x1): Register update requested

Links

()