Regviz

SiFive /FU540 /PRCI /gemgxlpllcfg1

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as gemgxlpllcfg1

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/SiFive/FU540/PRCI/gemgxlpllcfg1#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (cke)cke

Description

Gigabit Ethernet PLL Configuration Register

Fields

cke

PLL clock output enable. Glitch free clock gate after PLL output. 1 enables clock, 0 disables clock

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data