Regviz

SiFive /sifive_hifive_unmatched_a00 /riscv_plic0_0 /pending_0

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as pending_0

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/SiFive/sifive_hifive_unmatched_a00/riscv_plic0_0/pending_0#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

Description

PENDING Register for interrupt ids 31 to 0

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data