Regviz

SiFive /sifive_hifive_unmatched_a00 /sifive_spi0_2 /sampledel

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as sampledel

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/SiFive/sifive_hifive_unmatched_a00/sifive_spi0_1/sampledel#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0sd

Description

Number of delay stages from slave to the SPI controller

Fields

sd

Number of delay stages from slave to SPI controller

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data