Regviz

stm32 /stm32c0 /STM32C011 /RCC /RCC_APBRSTR1

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as RCC_APBRSTR1

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32c0/STM32C011/RCC/RCC_APBRSTR1#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (B_0x0)TIM3RST 0 (B_0x0)USART2RST 0 (B_0x0)I2C1RST 0 (B_0x0)DBGRST 0 (B_0x0)PWRRST

PWRRST=B_0x0, DBGRST=B_0x0, I2C1RST=B_0x0, USART2RST=B_0x0, TIM3RST=B_0x0

Description

RCC APB peripheral reset register 1

Fields

TIM3RST

TIM3 timer reset Set and cleared by software.

0 (B_0x0): No effect

1 (B_0x1): Reset TIM3
USART2RST

USART2 reset Set and cleared by software.

0 (B_0x0): No effect

1 (B_0x1): Reset USART2
I2C1RST

I2C1 reset Set and cleared by software.

0 (B_0x0): No effect

1 (B_0x1): Reset I2C1
DBGRST

Debug support reset Set and cleared by software.

0 (B_0x0): No effect

1 (B_0x1): Reset DBG
PWRRST

Power interface reset Set and cleared by software.

0 (B_0x0): No effect

1 (B_0x1): Reset PWR

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32