Regviz

stm32 /stm32c0 /STM32C011 /RCC /RCC_APBSMENR1

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as RCC_APBSMENR1

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32c0/STM32C011/RCC/RCC_APBSMENR1#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (B_0x0)TIM3SMEN 0 (B_0x0)RTCAPBSMEN 0 (B_0x0)WWDGSMEN 0 (B_0x0)USART2SMEN 0 (B_0x0)I2C1SMEN 0 (B_0x0)DBGSMEN 0 (B_0x0)PWRSMEN

WWDGSMEN=B_0x0, RTCAPBSMEN=B_0x0, I2C1SMEN=B_0x0, TIM3SMEN=B_0x0, PWRSMEN=B_0x0, DBGSMEN=B_0x0, USART2SMEN=B_0x0

Description

RCC APB peripheral clock enable in Sleep/Stop mode register 1

Fields

TIM3SMEN

TIM3 timer clock enable during Sleep mode Set and cleared by software.

0 (B_0x0): Disable

1 (B_0x1): Enable
RTCAPBSMEN

RTC APB clock enable during Sleep mode Set and cleared by software.

0 (B_0x0): Disable

1 (B_0x1): Enable
WWDGSMEN

WWDG clock enable during Sleep and Stop modes Set and cleared by software.

0 (B_0x0): Disable

1 (B_0x1): Enable
USART2SMEN

USART2 clock enable during Sleep and Stop modes Set and cleared by software.

0 (B_0x0): Disable

1 (B_0x1): Enable
I2C1SMEN

I2C1 clock enable during Sleep and Stop modes Set and cleared by software.

0 (B_0x0): Disable

1 (B_0x1): Enable
DBGSMEN

Debug support clock enable during Sleep mode Set and cleared by software.

0 (B_0x0): Disable

1 (B_0x1): Enable
PWRSMEN

Power interface clock enable during Sleep mode Set and cleared by software.

0 (B_0x0): Disable

1 (B_0x1): Enable

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32